

TENTATIVE

HITACHI

Electron Tube & Devices Division.

Hitachi, Ltd.

3300 Hayano, Mobara City

Chiba Pref. 297 Japan

TEL : +81-475-25-9005 (DIAL IN)

FAX : +81-475-25-5217

12 1 5vca

For Messrs : _____

Date : Apr.12.'96

CUSTOMER'S ACCEPTANCE SPECIFICATIONS

LMG9980ZWCC

CONTENTS

No.	Item	Sheet No.	Page
1	COVER	3284PS 2701-LMG9980ZWCC-0	1-1/1
2	RECORD OF REVISION	3284PS 2702-LMG9980ZWCC-0	2-1/1
3	MECHANICAL DATA	3284PS 2703-LMG9980ZWCC-0	3-1/1
4	ABSOLUTE MAXIMUM RATINGS	3284PS 2704-LMG9980ZWCC-0	4-1/1
5	ELECTRICAL CHARACTERISTICS	3284PS 2705-LMG9980ZWCC-0	5-1/2~ 5-2/2
6	OPTICAL CHARACTERISTICS	3284PS 2706-LMG9980ZWCC-0	6-1/3~ 6-3/3
7	BLOCK DIAGRAM	3284PS 2707-LMG9980ZWCC-0	7-1/1
8	INTERFACE TIMING CHART	3284PS 2708-LMG9980ZWCC-0	8-1/6~ 8-6/6
9	DIMENSIONAL OUTLINE	3283PS 2709-LMG9980ZWCC-0	9-1/1

Accepted by : _____

Proposed by : S. Endoh

RECORD OF REVISION

Date	Sheet No.	Summary

3. MECHANICAL DATA

- (1) Part name LMG9980ZWCC
- (2) Module size 275.0(W) mm × 202.5(H) mm × 8.0 typ (D)mm
- (3) Display size 246.0(W) mm × 184.5(H) mm
Diagonal size 31cm (12.1")
- (4) Dot pitch 0.1025(W) mm × 0.3075(H) mm
- (5) Number of dots 800 × 3 (R, G, B) (W) × 600 (H) Dots
- (6) Duty 1/300
- (7) LCD Film type (negative type)
The upper polarizer is an anti-glare type. (Hardness:3H)
- (8) Viewing direction 12 O'clock
- (9) Back light Cold Cathode Fluorescent Lamp (CFL) × 1
- (10) Weight (490) typ
- (11) Power supply Voltage 3.3V or 5V only

4. ABSOLUTE MAXIMUM RATINGS

4.1 ELECTRICAL ABSOLUTE MAXIMUM RATINGS

V_{SS}=0V:Standard

ITEM	SYMBOL	MIN.	MAX.	UNIT	COMMENT
Power Supply for Logic	VDD-VSS	0	6.0	V	
Contrast Adjustment Voltage	VCON-VSS	0	6.0	V	
Input Voltage	V _i	-0.3	VDD+0.3	V	Note 1
Input Current	I _i	0	1	A	
Static Electricity	-	-	-	-	Note 2

Note 1 DISP OFF, FLM, CL1, CL2, UD0~UD7, LD0~LD7

Note 2 Make certain you are grounded when handling LCM

4.2 ENVIRONMENTAL ABSOLUTE MAXIMUM RATINGS

ITEM	OPERATING		STORAGE		COMMENT
	MIN.	MAX.	MIN.	MAX.	
Ambient Temperature	5°C	40°C	-20°C	60°C	Note 2, 3
Humidity	Note 1		Note 1		Without condensation
Vibration	-	2.45 m/s ² (0.25G)	-	11.76m/s ² (1.2G) Note 5	Note 4
Shock	-	29.4 m/s ² (3G)	-	490 m/s ² (50G) Note 5	XYZ directions
Corrosive Gas	Not Acceptable		Not Acceptable		

Note 1 Ta ≤ 40°C : 85%RH max.

Ta > 40°C : Absolute humidity must be lower
than the humidity of 85%RH at 40°C

Note 2 Ta at -20°C----- <48h, at 60°C-----<168h

Note 3 Background color changes slightly depending on ambient temperature.
This phenomenon is reversible.

Note 4 5Hz~100Hz (Except resonance frequency)

Note 5 This module should be operated normally after finish the test.

Note 6 When LCM is operated at 5°C, the life time of CFL will be reduced.
Need to make sure of value of IL and characteristics of inverter.
Also the response time at 5°C will be slower.

5. ELECTRICAL CHARACTERISTICS

5.1 ELECTRICAL CHARACTERISTICS OF LCD

VSS = 0V

ITEM	SYMBOL	CONDITION	MIN.	TYP.	MAX.	UNIT
Power Supply Voltage	VDD	VDD-VSS=3.3V	3.15	3.30	5.25	V
		VDD-VSS=5.0V	4.75	5.00	3.45	
Contrast Adjustment Voltage (Note 1)	VCON	-	0.8	-	2.8	V
Input Voltage for Logic Circuits (Note 2)	Vi	"H" level	0.8VDD	-	VDD	V
		"L" level	0	-	0.2VDD	
Power Supply Current (Note 3) (Note 7)	IDD	VDD-VSS=5.0V	-	(150)	T. B. D	mA
		VDD-VSS=3.3V	-	(330)	T. B. D	
Input Leak Current	I _{con} (Note 4)	V _{con} =0.8~2.8V	-	-	(20)	μA
	I _{in} (Note 2)	V _{in} =VDD or VSS	-	-	T. B. D	
Contrast Adjustment Voltage (Note 5)	VCON	Ta= 5°C, φ=0°	(0.8)	-	-	V
		Ta=25°C, φ=0°	-	(1.8)	-	
		Ta=40°C, φ=0°	-	-	(2.8)	
Frame Frequency (Note 6)	fFLM	-	(60)	(120)	(130)	Hz

(Note 1) In proportion as the VCON voltage decrease the brightness will increase.

(Note 2) DISP OFF, FLM, CL1, CL2, UD0~UD7, LD0~LD7

(Note 3) fFLM=120Hz, Ta=25°C, Display pattern:Checker pattern.

(Note 4) VCON

(Note 5) Recommended Contrast Adjustment Voltage fluctuates about ±0.3V by each module.

(Note 6) Need to make sure of flickering and rippling of display when setting the Frame Frequency in your set.

(Note 7) Rush Current of Power ON : (2A_{peak}×25ms)

5.2 ELECTRICAL CHARACTERISTICS OF BACKLIGHT

ITEM	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTE
Lamp Voltage	VL	-	(700)	-	Vrms	Ta=25°C
Frequency	fL	T. B. D	(60)	T. B. D	kHz	
Lamp Current (1Lamp)	IL	T. B. D	(4.5)	(5.0)	mA	Ta=25°C
Starting discharge Voltage	VS (Note 2)	(1600)	-	-	Vrms	Ta= 5°C

- (Note 1) Please design your lamp driving circuit (inverter) according to the above specifications, and inform Hitachi of it.
- (Note 2) Starting discharge voltage is increased when LCM is operating at lower temperature. Please check the characteristics of your inverter before applying to your set.
- (Note 3) Average life time of CFL will be decreased when LCM is operating at lower temperature.
- (Note 4) Under lower driving frequency of an inverter, a certain backlight system (CFL & CFL reflection sheet) may generate a sound noise. Before designing the inverter, please consider the driving frequency and the noise.
- (Note 5) When ICFL is used over 4.5mA, it may cause uneven contrast near CFL location, due to heat dispersion from CFL.

6. OPTICAL CHARACTERISTICS

6.1 OPTICAL CHARACTERISTICS OF LCD


Ta=25°C (Backlight On)

ITEM		SYMBOL	CONDITION	MIN.	TYP.	MAX.	UNIT	NOTE
Viewing area		$\phi 2-\phi 1$	$\theta = 0^\circ, K \geq 2.0$	-	(40)	-	deg	1), 2)
Contrast ratio		K	$\phi = 0^\circ, \theta = 0^\circ$	15	(30)	-	-	3), 5), 6)
Response time (rise)		tr	$\phi = 0^\circ, \theta = 0^\circ$	-	(170)	-	ms	4)
Response time (fall)		tf	$\phi = 0^\circ, \theta = 0^\circ$	-	(130)	-	ms	4)
Color tone (Primary color)	Red	x	$\phi = 0^\circ$ $\theta = 0^\circ$	-	(0.57)	-	-	7)
		y		-	(0.33)	-	-	
	Green	x		-	(0.29)	-	-	
		y		-	(0.55)	-	-	
	Blue	x		-	(0.17)	-	-	
		y		-	(0.14)	-	-	
	White	x		-	(0.29)	-	-	
		y		-	(0.30)	-	-	

(Measurement condition : Hitachi standard)


Note 1)~7) : See next page.

Note 1. Definition of θ and ϕ
(Normal)
Viewing direction




Note 3. Definition of contrast "K"


$$K = \frac{\text{Brightness on selected area (B1)}}{\text{Brightness on non-selected area (B2)}}$$



Note 2. Definition of viewing angle $\phi 1$ and $\phi 2$




Contrast ratio K vs viewing angle ϕ



Sensor : BM-7 or correspondence equipment

Note 4. Definition of optical response time



Note 5. Hitachi will not do 100% inspection for minimum value.
Minimum value is for reference.

Note 6. Hitachi will do sampling inspection for minimum value.

Note 7. The LCD driving voltage should be adjusted at the voltage where the peak contrast is obtained.

6.2 OPTICAL CHARACTERISTICS OF BACKLIGHT

ITEM	MIN.	TYP.	MAX.	UNIT	NOTE
Brightness	T.B.D	(70)	-	cd/m ²	IL=4.5mA Note 1), 2)
Rise time	-	5	-	Minute	IL=4.5mA Brightness 80%
Brightness Uniformity	-	-	±30	%	Undermentioned Note 1), 4)

(Measurement condition : Hitachi standard)

CFL : INITIAL, Ta=25°C


Display data should be all "ON"

The LCD driving voltage should be adjusted at the voltage where the peak contrast is obtained, when set pattern is all "Q".

(Note 1) Measurement after 10 minutes from CFL operating.
Average value of 9 points (Note 3).

(Note 2) Brightness control : 100%


(Note 3) Measurement of the following 9 places on the display.



(Note 4) Definition of the brightness tolerance.


$$\left(\frac{\text{Max brightness or Min brightness} - \text{Average brightness}}{\text{Average brightness}} \right) \times 100$$

7. BLOCK DIAGRAM



8. INTERFACE TIMING CHART

8.1 TIMING CHART




Note(1) : The interval of CL1 pulse must be same including the vertical blanking period.


8.2 INTERFACE TIMING SPECIFICATION

(VDD=3.3±0.15V, VDD=5±0.25V, VSS=0V, Vcon=0.8~2.8V, Ta=+5°C~+40°C)

ITEM	SYMBOL	MIN.	TYP.	MAX.	UNIT
CL1 pulse width "H"	t _{WHCL1}	150	-	-	ns
Clock cycle time	t _{CYC}	50	-	-	ns
CL2 pulse width	t _{WCL2}	20	-	-	ns
Clock set up time	t _{SCL1}	110	-	-	ns
Clock hold time	t _{HCL1}	110	-	-	ns
Clock rise fall time	t _r , t _f	-	-	50	ns
Data set up time	t _{DSU}	15	-	-	ns
Data hold time	t _{DH}	15	-	-	ns
"FLM" set up time	t _{FS}	120	-	-	ns
"FLM" hold time	t _{FH}	300	-	-	ns
set up time	t _{FSD}	120	-	-	ns
hold time	t _{FHD}	120	-	-	ns



8.3 POWER ON/OFF SEQUENCE




SYMBOL	MIN	MAX	UNIT	COMMENT
t_{DLd}	0		ms	(Note 1)
t_{CH}	0	200	ms	
t_{LDH}	0		ms	
t_{DOr}		100	ns	(Note 2)
t_{DOF}		100	ns	
t_{DLCr}	0		ms	
t_{DLCf}	0		ms	
t_{DLCs}	20		ms	

(Note 1) Please keep the specified sequence because wrong sequence may cause permanent damage to the LCD panel.


(Note 2) Hitachi recommends you to use DISP · OFF function.
Display quality may deteriorate if you don't use DISP · OFF function.

8.4 POWER SUPPLY FOR LCM

Example 1



Example 2



IC : 3-terminal Voltage Regulator.

8.5 INPUT DATA ALLOCATION TABLE

Data Signal		U D 7	U D 6	U D 5	U D 4	U D 3	U D 2	U D 1	U D 0	U D 7	U D 6	U D 5	U D 4		U D 4	U D 3	U D 2	U D 1	U D 0
Y \ X		1	2	3	4	5	6	7	8	9	10	11	12		2 3 9 6	2 3 9 7	2 3 9 8	2 3 9 9	2 4 0 0
UPPER PANEL	1	R	G	B	R	G	B	R	G	B	R	G	B		G	B	R	G	B
	2	R	G	B	R	G	B	R	G	B	R	G	B		G	B	R	G	B
	3	R	G	B	R	G	B	R	G	B	R	G	B		G	B	R	G	B
	4	R	G	B	R	G	B	R	G	B	R	G	B		G	B	R	G	B
	5	R	G	B	R	G	B	R	G	B	R	G	B		G	B	R	G	B
	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮		⋮	⋮	⋮	⋮	⋮
	2 9 8	R	G	B	R	G	B	R	G	B	R	G	B		G	B	R	G	B
	2 9 9	R	G	B	R	G	B	R	G	B	R	G	B		G	B	R	G	B
	3 0 0	R	G	B	R	G	B	R	G	B	R	G	B		G	B	R	G	B
LOWER PANEL	3 0 1	R	G	B	R	G	B	R	G	B	R	G	B		G	B	R	G	B
	3 0 2	R	G	B	R	G	B	R	G	B	R	G	B		G	B	R	G	B
	3 0 3	R	G	B	R	G	B	R	G	B	R	G	B		G	B	R	G	B
	3 0 4	R	G	B	R	G	B	R	G	B	R	G	B		G	B	R	G	B
	3 0 5	R	G	B	R	G	B	R	G	B	R	G	B		G	B	R	G	B
	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮		⋮	⋮	⋮	⋮	⋮
	5 9 8	R	G	B	R	G	B	R	G	B	R	G	B		G	B	R	G	B
	5 9 9	R	G	B	R	G	B	R	G	B	R	G	B		G	B	R	G	B
	6 0 0	R	G	B	R	G	B	R	G	B	R	G	B		G	B	R	G	B
X \ Y		2 4 0 1	2 4 0 2	2 4 0 3	2 4 0 4	2 4 0 5	2 4 0 6	2 4 0 7	2 4 0 8	2 4 0 9	2 4 1 0	2 4 1 1	2 4 1 2		4 7 9 6	4 7 9 7	4 7 9 8	4 7 9 9	4 8 0 0
Data Signal		L D 7	L D 6	L D 5	L D 4	L D 3	L D 2	L D 1	L D 0	L D 7	L D 6	L D 5	L D 4		L D 4	L D 3	L D 2	L D 1	L D 0

R : RED
G : GREEN
B : BLUE


8.5 INPUT DATA ALLOCATION TABLE

Data Signal	U D 7	U D 6	U D 5	U D 4	U D 3	U D 2	U D 1	U D 0	U D 7	U D 6	U D 5	U D 4		U D 4	U D 3	U D 2	U D 1	U D 0	
Y	1	2	3	4	5	6	7	8	9	10	11	12		2 3 9 6	2 3 9 7	2 3 9 8	2 3 9 9	2 4 0 0	
X																			
UPPER PANEL	1	R	G	B	R	G	B	R	G	B	R	G	B		G	B	R	G	B
	2	R	G	B	R	G	B	R	G	B	R	G	B		G	B	R	G	B
	3	R	G	B	R	G	B	R	G	B	R	G	B		G	B	R	G	B
	4	R	G	B	R	G	B	R	G	B	R	G	B		G	B	R	G	B
	5	R	G	B	R	G	B	R	G	B	R	G	B		G	B	R	G	B
	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮		⋮	⋮	⋮	⋮	⋮
	2 9 8	R	G	B	R	G	B	R	G	B	R	G	B		G	B	R	G	B
	2 9 9	R	G	B	R	G	B	R	G	B	R	G	B		G	B	R	G	B
	3 0 0	R	G	B	R	G	B	R	G	B	R	G	B		G	B	R	G	B
	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮		⋮	⋮	⋮	⋮	⋮
LOWER PANEL	3 0 1	R	G	B	R	G	B	R	G	B	R	G	B		G	B	R	G	B
	3 0 2	R	G	B	R	G	B	R	G	B	R	G	B		G	B	R	G	B
	3 0 3	R	G	B	R	G	B	R	G	B	R	G	B		G	B	R	G	B
	3 0 4	R	G	B	R	G	B	R	G	B	R	G	B		G	B	R	G	B
	3 0 5	R	G	B	R	G	B	R	G	B	R	G	B		G	B	R	G	B
	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮		⋮	⋮	⋮	⋮	⋮
	5 9 8	R	G	B	R	G	B	R	G	B	R	G	B		G	B	R	G	B
	5 9 9	R	G	B	R	G	B	R	G	B	R	G	B		G	B	R	G	B
	6 0 0	R	G	B	R	G	B	R	G	B	R	G	B		G	B	R	G	B
	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮		⋮	⋮	⋮	⋮	⋮
X	2 4 0 1	2 4 0 2	2 4 0 3	2 4 0 4	2 4 0 5	2 4 0 6	2 4 0 7	2 4 0 8	2 4 0 9	2 4 1 0	2 4 1 1	2 4 1 2		4 7 9 6	4 7 9 7	4 7 9 8	4 7 9 9	4 8 0 0	
	Y	1	2	3	4	5	6	7	8	9	0	1	2						
Data Signal	L D 7	L D 6	L D 5	L D 4	L D 3	L D 2	L D 1	L D 0	L D 7	L D 6	L D 5	L D 4		L D 4	L D 3	L D 2	L D 1	L D 0	


R : RED
G : GREEN
B : BLUE

8.4 POWER SUPPLY FOR LCM

Example 1



Example 2



IC : 3-terminal Voltage Regulator.



8.6 INTERNAL PIN CONNECTION

CN1 HIROSE : DF9B-41P-1V


PIN No.	SIGNAL	LEVEL	FUNCTION
1	GND	—	GND
2	CL2	H → L	Data Shift
3	GND	—	GND
4	GND	—	GND
5	CL1	H → L	Data Latch
6	FLM	H	First Line Marker
7	GND	—	GND
8	GND	—	GND
9	VDD	—	Power Supply for LCD
10	DISP · OFF	H / L	H : ON / L : OFF
11	GND	—	GND
12	GND	—	GND
13	GND	—	GND
14	LD7	H / L	Display Data (Lower Column)
15	LD6		
16	LD5		
17	LD4		
18	LD3		
19	LD2		
20	LD1		
21	LD0		
22	GND	—	GND
23	GND	—	GND
24	GND	—	GND
25	UD0	H / L	Display Data (Upper Column)
26	UD1		
27	UD2		
28	UD3		
29	UD4		
30	UD5		
31	UD6		
32	UD7		
33	GND	—	GND
34	GND	—	GND
35	GND	—	GND
36	VDD	—	Power Supply for LCD
37	VDD	—	Power Supply for LCD
38	VCON	—	Contrast Adjust
39	N. C	—	—
40	GND	—	GND
41	GND	—	GND

CN2 JST : BHR-03VS-1 (Suitable Connector : JST SM02 (8.0) B-BHS)

PIN No.	SIGNAL	LEVEL	FUNCTION
1	VCFL	A C	Power Supply for CFL
2	N. C	—	—
3	VSS	—	GND for CFL



Unit: mm
Scale: NTS
Measurement tolerance: ± 0.5



Electron Tube & Devices Division, Hitachi, Ltd.	Date	Apr. 12, '96	S.N. No.	375PS 2709 - LMG9980ZWCC - 0	Page	9-1/1
---	------	--------------	-------------	------------------------------	------	-------